Optimization-Based Approach for Process Plant Layout
نویسندگان
چکیده
منابع مشابه
an adapted harmony search based algorithm for facility layout optimization
this paper presents a strategy for using harmony search algorithm in facility layout optimization problems. in this paper an adapted harmony search algorithm is developed for solving facility layout optimization problems. this method finds an optimal facility arrangement in an existing layout. two real-world case studies are employed to demonstrate the efficiency of this model. a comparison is ...
متن کاملOptimization of Plant Layout for a State Road Transport Corporation
Facility layout design is a strategic issue and has a significant and lasting impact on the efficiency of a manufacturing system. An ideal facility layout provides the optimum relationship among output, floor area and manufacturing process. Traditionally, the facility layout problem is solved using many methods like heuristics, Mathematical programming, Knowledge based approaches etc. This pape...
متن کاملAn efficient approach for solving layout problems
This paper offers an approach that could be useful for diverse types of layout problems or even area allocation problems. By this approach there is no need to large number of discrete variables and only by few continues variables large-scale layout problems could be solved in polynomial time. This is resulted from dividing area into discrete and continuous dimensions. Also defining decision var...
متن کاملProcess/plant Optimization Specialreport
Energy is the largest variable operating cost after raw materials for most of the process industries and its efficient use is key to sustaining profitable operation. Natural gas is the most common incremental fossil fuel and its general increase in price and in price volatility over the past few years are well known with most experts projecting these trends to continue in the future. Table 1 gi...
متن کاملLayout-based Logic Decomposition for Timing Optimization
As feature sizes shrink to deep sub-micron, the performance of VLSI chips becomes dominated by the interconnect delay. In a traditional top-down design ow, logic synthesis algorithms optimize gate area or delay without accurate interconnect delay because of lack of physical design information. Thus, the e ectiveness of the optimization techniques is limited. We integrate logic synthesis and phy...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Industrial & Engineering Chemistry Research
سال: 2018
ISSN: 0888-5885,1520-5045
DOI: 10.1021/acs.iecr.8b00260